Latch up effect under electromagnetic pulse
نویسندگان
چکیده
The physics of CMOS Latch-Up (latchup) under high power microwave radiation is discussed.
منابع مشابه
Experimental Study and Spice Simulation of Cmos Inverters Latch-up Effects Due to High Power Microwave Interference
Experimental study and SPICE simulation of CMOS digital circuits latch-up effects due to high power microwave interference are reported in this paper. As a traditional inherent destruction phenomenon, latch-up effect may jeopardize the correct function of the circuits, and could be triggered in various ways such as ESD pulse, cosmic ray, heavy ion particles etc. Through the directly injected ex...
متن کاملLatch-Up, ESD, and Other Phenomena
The engineer designing an electronic system often needs to know the behavior of its components under operating conditions that are outside those usually described in the data sheets. Thus, although the latch-up effect is no longer a problem with modern CMOS circuits, a closer look at this phenomenon makes it easier for the engineer to assess realistically the risks that may arise under specific...
متن کاملEffect of Pulse-Modulated GSM-900 MHz Electromagnetic Field on the Electrochemotherapy Efficacy of 4T-1 Cells
Introduction: Electrochemotherapy (ECT) is a cancer treatment modality to permeabilize cell membrane facilitating the non-permeant molecules to gain access to the cytosol of cells. Nevertheless, environmental electromagnetic fields (EMFs) may disturb the efficiency of ECT. The present study aimed to investigate the effect of EMFs 900 MHz pulse-modulated by 217 Hz extremely low-frequency fields ...
متن کاملTime-To-Latch-Up investigation of SCR devices as ESD protection structures on 65 nm technology platform
The purpose of this work was to study the influence of different layout parameters on the electrical performances and Time-To-Latch-Up (TTLU) by means of the injection of substrate current on SCR devices to be used as ESD protection structures for the 65 nm Flash memory technology platform. Low (1.2 V) and high (5.0 V) voltage class devices were studied in DC and 100 ns TLP regime, and an ad-ho...
متن کاملDual Stack Conditional Push-Pull Pulsed Latches
In this paper, a novel class of pulsed latches of high speed under minimum energy consumption is designed and implemented in 65-nm CMOS technology. This conditional push-pull pulsed latch adopts a push-pull output stage, which is driven by two split paths with a conditional pulse generator. It is implemented in two versions, respectively, without (CP 3 L) and with (CSP 3 L) shareable conditiona...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2016